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Abstract—Several gate drive control schemes are simulated and 
the results show that the Fixed Duty ratio (FDR) can help drive 
synchronous rectifier buck converter (SRBC) correctly with low 
dead time and hence  reduce  body diode conduction loss. Even 
though FDR is prone to cross conduction effects, the design is 
simple.  Apart  from  that,  Adaptive  Gate  Delay  (AGD)  and 
Predictive Gate Delay (PGD) control schemes have also shown 
high  level  of  efficiency.  However,  AGD  generates  more  losses. 
This  makes  PGD  preferable  in  achieving  a  highly  efficient 
converter of more than 82 % in spite of the advantage in FDR 
and AGD schemes. 
Keywords gate  drive  control;  high  frequency;  PSpice 
simulation; synchronous rectifier buck converter 
I.   INTRODUCTION 
Many control schemes in gate driver for DC-DC converters 
have been introduced back in the 1990s. They include digital 
and also analog controls. In 1997, pulse based dead time, TD 
compensator (PBDTC) was introduced [1] where the switching 
times were modified to compensate TD  so that output voltage, 
vo can be properly controlled in magnitude. In addition, it can 
adjust  symmetric  Pulse  Width  Modulator  (PWM)  pulses  to 
correct  voltage  distortion.  This  replicates  the  fixed  delay 
implementation. Some other literatures have discussed different 
methods in details [2, 3]. 
On the other hand, in recent development, several analog 
techniques have been developed to ensure “break before make” 
operation. They are the Fixed “dead time” or Fixed Duty Ratio 
(FDR), Adaptive Gate Delay (AGD) and Predictive Gate Delay 
(PGD). Each of them has its own characteristics, advantages 
and drawbacks  which  provide information for the suitability 
and cost effective gate driver design. 
A.  Fixed Duty Ratio (FDR) 
Fixed  Duty  Ratio  is  the  first  PWM  controller  for 
synchronous  rectifier  buck  converter  (SRBC)  circuit.  The 
advantage of this technique is that it has a simple control circuit 
with lower voltage stress [4, 5]. However, this scheme requires 
the  TD  to  be  provided  long  enough  to  cover  the  entire 
applications so that no cross conduction will occur. A lengthy 
TD would reduce the converter efficiency by allowing the body 
diode to conduct. 
 
Fig. 1.   Switch Node Waveform of SRBC 
Figure 1 shows typical switch-node voltage waveform of 
SRBC. It shows the relative effects of FDR and AGD control 
schemes  on  body  diode  conduction  time,  tbd.  Theoretically, 
FDR  scheme  in  general,  produces  a  longer  tbd  eventually 
reducing  the  channel  conduction  time.  However,  a  precise 
timing control could solve this issue. During tbd, the inductor 
current, iLo will flow from ground through the body diode of 
switch S2 and Lo resulting the voltage drop across body diode 
which  leads  to  the  reduction  in  the  efficiency  of  power 
conversion [6]. 
 
Fig. 2.   Block Diagram of FDR Scheme with SRBC 
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Figure 2 shows the block diagram of FDR control circuit 
integrated with SRBC circuit. The input signal produced by the 
driver circuit has TD application between switches. In addition, 
the efficiency of FDR technique also varies with different type 
of  MOSFETs’  ambient  temperature  and  with  lot-to-lot 
variation of the TD  delay during manufacturing [7]. 
B.  Adaptive Gate Delay (AGD) 
Figure  3 shows the  Adaptive  Gate  Delay (AGD) control 
scheme. This second generation gate driver control scheme was 
introduced to overcome the limitation in the FDR. It uses a 
control loop that includes a digital delay line where it senses 
the drain to source voltage, vds of the S2 and adjusts the digital 
delay  line  according  to  the  amount  of  delay  that  should  be 
applied to turn on S2. Consequently, S2 is turned on only when 
the switch node voltage equals to zero [8]. 
 
Fig. 3.   Adaptive Gate Delay Control Scheme 
The  advantage  of  using  this  control  scheme  is  that  the 
adjustment of the delay can be made adaptively according to 
the type of MOSFET used. However, there is a disadvantage 
that comes  from this control scheme.  The  variation  of body 
diode conduction time interval may not easy to predict. This is 
due to the logic components used as the feedback circuit. Each 
of the components has its own propagation delay which may 
indirectly increase the TD between the pulses. 
C.  Predictive Gate Delay (PGD) 
Since both FDR and AGD schemes have limitations, the 
Predictive  Gate  Delay  (PGD)  control  scheme  was  then 
introduced. It is a combination of a predictive circuit integrated 
with PWM where it has the ability to vary the TD from time to 
time according to the feedback signal. The predictive time is 
shown in Figure 4. Here, the next TD, TD[n+1]  can be predicted 
and minimized based on the feedback. 
PGD uses feedback loop as shown in Figure 5 in order to 
reduce  the  TD  until  it  reaches  near  zero  [9].  The  predictive 
circuit will sense a signal (it can be in the form of Voltage or 
Current) from the SRBC Circuit. 
Table I shows the summary of all three gate driver control 
schemes for SRBC circuits. Even though FDR is not suitable, it 
has the simplest configuration and easy to drive the SRBC. The 
only issue is that the TD has to be provided longer. However, 
this is not true since simulation results proved otherwise [10], 
the details of which are presented in Results and Discussions 
section.  The  data  in  the  table  gives  the  advantages  and 
disadvantages of different control schemes so that the choice of 
the design can easily be made based on cost, component count 
and simplicity. 
 
 
 
Fig. 4.   Predictive Timing 
 
 
 
 
 
Fig. 5.   PGD Scheme Block Diagram 
TABLE I.   ADVANTAGES AND DISADVANTAGES OF GATE DRIVE 
CONTROL SCHEMES 
Fixed Duty Ratio  Adaptive Gate Delay  Predictive Gate Delay 
-  constant,  pre-set 
delays  for  turn-off  to 
turn-on intervals 
- simple in design 
- efficiency varies with 
MOSFET  types  and 
ambient temperature 
-  Need  to  make  delay 
long  enough  to  cover 
entire application. 
- variable delays based 
on  volatage  sensed  on 
current switching cycle 
- uses state information 
from  power  stage  to 
control  turn-on  of  two 
gate drivers and set TD 
- increases body diode 
conduction time caused 
by  delay  in  cross 
coupling loops 
- unable to compensate 
for  delay  to  charge 
MOSFET  gate  to 
threshold level 
- difficult to determine 
whether S2 is off 
- uses information from 
current switching cycle 
to  adjust  delays  to  be 
used in next cycle 
-  can  prevent  body 
diode  from  being 
forward  biased  and 
hence cross conduction 
-  increases  power 
savings when MOSFET 
is turned on 
-  minimizes  reverse 
recovery loss in S1 body 
diode. 
- tight layout regulation 
requirement 
II.  METHODOLOGY 
In this part of work, dual-channel function generators are 
again used to fix the pulse widths and TD of Q1 to Q4 switches 
for Fixed Duty Ratio (FDR) scheme to proposed dual-channel 
Resonant Gate Drive (RGD) circuit as shown in Figure 6 [10]. 
On the other hand, a set of combinational discrete components 
and transistor-transistor logic (TTL) gates are employed for the 
generation of Adaptive Gate Delay (AGD) and Predictive Gate 
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Delay  (PGD)  schemes.  All  three  schemes  are  compared  to 
determine the effectiveness in terms of switching loss, output 
power distribution, body diode conduction loss and efficiency 
of  the  converter.  Figure  7  and  Figure  8  show  the  proposed 
AGD and PGD schemes respectively. 
 
Fig. 6.   Proposed Dual-Channel Gate Drive Circuit 
 
 
Fig. 7.   Proposed Adaptive Gate Delay Scheme 
The digital control block is included in the AGD scheme 
for  the  proposed  SRBC  circuit  shown  in  Figure  7.  In  this 
scheme, S1 is applied with a fixed PWM signal. S2 switch is 
actually  controlled  by  the  scheme.  Here,  the  node  switch 
voltage  is  first  captured  and  compared  with  the  reference 
voltage, Vref. The digital clock will then be fed to the AND gate 
so that when the clock triggers with input 1, S2 switch will not 
turn on until node voltage is zero. The TD is measured along 
side with the body diode conduction time of S2. As a result, the 
conduction loss, PCO D, body diode conduction loss, PBD and 
total switching loss, Psw can be calculated. The digital delay 
line settings are shown in Table II. 
TABLE II.   DIGITAL DELAY LINE SETTINGS 
Parameters  Value 
Delay (ns)  340 
On Time (ns)  645 
Off Time (ns)  355 
Start value  0 
Opposite Value  1 
 
 
Fig. 8.   Proposed Predictive Gate Delay Scheme 
On the other hand, in PGD control scheme as shown in Fig 
8, the PWM technique using comparator is used where an equal 
pulse width will be generated from the comparison between the 
triangular  waveform,  Vtri  and  a  reference  voltage,  Vref.  The 
comparator will produce an output voltage each time Vtri goes 
above  Vref.  In  this  work,  the  pulse  width  will  be  varied  by 
adjusting  Vref  in  between  0.2  V  and  0.8  V,  to  find  out  the 
capability of TD reduction in SRBC circuit. 
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The Block Diagram of the PGD is shown in Figure 9. Note 
that it is constructed from several circuits constituting PWM 
circuit (A), Delay Controller Circuit (B), Circuit to sense the 
body diode conduction (C), and SRBC Circuit (D). The PWM 
circuit (A) will generate the pulse that is used to turn on and off 
the MOSFET. The high side pulse will directly be used to drive 
S1. The low side pulse will be the input of the delay controller 
(B)  before  it  drives  the  S2.  Circuit  (C)  will  perform  the 
feedback  operation  and  generate  output  signal  to  the  delay 
controller. The operating details of block B and C are described 
below. 
Delay Controller Circuit 
The delay controller circuit will adjust the low side pulse 
before the output drives the S2. The adjustment is based on the 
prediction  concept  where  the  width  of  the  pulse  will  be 
adjusted by the controller according to the feedback signal it 
receives. From Figure 10, the D[n] pulse is currently turned on 
the  S2.  During  this  turn-on  period,  the  feedback  circuit  will 
sense the conduction at S2 due to the inductive load and it will 
generate a signal to the Delay Controller. Based on this signal, 
the  controller  will  make  an  adjustment  for  the  next  pulse, 
D[n+1] so that the dead time, TD[n+1] for next switching cycle 
can be minimized while preventing the cross conduction. 
 
 
 
 
 
 
 
Fig. 10.   Adjustment of Pulse Width Using Delay Controller 
The  adjustment  made  by  the  controller  can  be  either  to 
maximize or minimize the pulse width. Note that the dead time 
for TD[n+1] is adjusted by the delay controller. The adjustment 
of  the  pulse  width  can  be  done  by  varying  the  reference 
voltage,  Vref.  So,  the  delay  controller  will  be  fed  to  the 
reference voltage. It has the ability to vary the reference voltage 
according  to  the  received  input  from  the  feedback  circuit. 
Figure 11 illustrates how the pulse width can be adjusted based 
on the feedback circuit. 
 
Fig. 11.   Operation of Delay Controller 
This is a circuit which the feedback operation is performed. 
The output generated from this circuit will be used as the input 
for the Delay Controller. During the high side pulse transition 
from HIGH to LOW, the comparator will sense the vds of S2. If 
body  diode  conduction  is  detected,  the  comparator  will 
generate HIGH output and the delay controller will reduce the 
delay  of  low  side  pulse  for  the  next  switching  cycle.  If  the 
comparator  output  generates  a  LOW  output,  the  delay 
controller will increase the delay for the next switching cycle of 
S2. As long as the SRBC operates, this shifting process will 
continuously  occur  to  avoid  the  cross  conduction  while 
ensuring the TD delay introduced is small. 
The  feedback  circuit  will  be  received  by  the  delay 
controller. Based on the signal received, the delay controller 
will  adjust  the  Vref.  Since  the  width  of  the  pulse  generated 
depends  on  the  comparison  between  the  Vtri  and  Vref,  the 
variation  in  Vref  will  change  the  TD  between  the  pulses 
accordingly. The parameter setting for Vtri and Vref are given in 
Table  III  and  Table  IV  respectively.  Using  the  required 
frequency  of  1  MHz, the frequency  of the  Vtri must  also be 
same.  As  previously  mentioned,  the  duty  ratio,  D  of  S1  is 
determined to be 20 %. 
TABLE III.   PARAMETER SETTINGS FOR Vtri 
Parameters  Value 
Max Voltage, V1  0 
Min Voltage, V0  1 
Rise Time, tr  0.5 µs 
Fall Time, tf  0.5 µs 
TABLE IV.   PARAMETER SETTINGS FOR Vpulse 
Parameters  Value 
Max Voltage, V1  5 V 
Min Voltage, V0  0 V 
Rise Time, tr  5 ns 
Fall Time, tf  5 ns 
Time Delay, td  893 ns 
Pulse Width, PW  200 ns 
Time Taken for a Complete Cycle, PER  1 µs 
 
The  steady-state  simulation  analysis  is  repeated  with 
different Vref values in order to investigate the effect in TD on 
SRBC circuit’s performance. The study on the PCO D – PBD and 
TD – tbd relationships with respect to Vref are also carried out in 
addition to switching related losses in the converter. 
III.  RESULTS AND DISCUSSIONS 
FDR, AGD and PGD control schemes are investigated to 
determine the feasibility in the reduction of SRBC’s switching 
loss. In FDR scheme, the proposed dual-channel gate driver is 
applied directly to the converter. As for AGD and PGD control 
schemes,  each  of  them  is  configured  to  connect  the  gate 
terminals of Q4 and S2 respectively. Then, the simulated results 
are compared and analyzed. 
 
 
Delay 
Controller 
TD[n]  TD[n+1]  TD[n]  TD[n+1] 
D[n]  D[n] 
 
D[n+1] 
     
D[n+1] 
Vref 
Feedback 
Circuit 
Delay 
Controller 
 
 
Comparator ETASR   Engineering, Technology & Applied Science Research  Vol. 1,  o. 4, 2011, 76 83  80  
 
www.etasr.com  Yahaya et al: Comparative Assessment of Gate Drive Control Schemes in High Frequency Converter 
 
A.  Comparison between FDR and AGD Control Schemes 
Table V shows the comparison in the analysis of FDR and 
AGD circuit operations. The initial study concentrates on the 
AGD scheme which was applied directly to the gate terminal of 
Q4 (AGD-Q4) in the proposed RGD circuit as shown in Figure 
12 below. It is found that the implementation of AGD-Q4 does 
not show significant improvement in SRBC except for the Vo 
compared to FDR. When AGD-Q4 is used, this adds up the S2 
body  diode  conduction  time  caused  by  the  delay  in  cross 
coupling loops during TD detections in Q3-Q4 and S1-S2. As a 
result,  S2  will  take  a  longer  time  to  conduct.  Moreover,  the 
proposed AGD-Q4 scheme requires a precise control on gate 
charge compensation delay of the switch. Otherwise, this may 
result in higher switching loss as measured of 2.52 W, which is 
more than 7 % higher than FDR. 
The switching power loss is measured to be higher in AGD-
S2 as shown in Figure 7 compared to AGD-Q4 (Figure 12). This 
is due to the impact of Cx in the converter which prolongs the 
detection  of  TD  by  the  controller  and  hence  reduces  the 
efficiency. When comparing with FDR, their switching losses 
have increased by more than 7 % and 24 % respectively. 
Therefore,  this  clearly  indicates  that  using  the  proposed 
dual-channel RGD may help solve issues related to TD, reduce 
conduction  loss  to  68.30  mW  and  hence  switching  loss.  In 
other words, by applying the digital delay control directly to S2 
will not give much advantage in converter performance. This is 
the remarkable finding where the proposed stand-alone dual-
channel RGD network can generate better loss savings in the 
converter. 
 
Fig. 12.   RGD Circuit with AGD Control at Q4 Switch 
TABLE V.   FDR, AGD-Q4 AND AGD-S2 ANALYSIS FOR D = 20 % 
Parameters 
Analyzed  FDR  AGD Q4   %   to 
FDR  AGD S2  %   to 
FDR 
Vo (V)  10.18  10.41  2.21  10.27   0.88 
ILo (A)  1.51  1.27  15.89  1.28  15.23 
tbd (ns)  24  27  11.11  28  14.28 
PCO D (mW)  68.30  86.90  21.40  87.40  21.85 
PBD (mW)  25.73  26.11  1.46  28.62  10.10 
Psw (W)  2.33  2.52  7.54  3.09   24.6 
B.  FDR and PGD Control Schemes 
The simulation of PGD control scheme is carried out based 
on the variation of Vref as shown in Figure 8 and it is applied 
directly  to  the  gate  of  S2  (PGD-S2)  in  the  proposed  SRBC 
circuit  through  delay  controller.  The  simulation  data  are 
presented in Table VI. From the variation of Vref in the PGD-S2 
control block, the SRBC switching losses in both S1 and S2 are 
measured.  As  Vref  is  decreased  from  0.8  V  to  0.27  V,  all 
parameter values except iLo reduces with respect to TD. Then 
once Vref is below 0.27 V, the results are no longer valid since 
TD is negative. It is also found that low switching losses lie 
between 0.27 V and 0.3 V. If Vref is applied with less than 0.27 
V,  the  pulses  will  overlap  each  other  and  lead  to  cross-
conduction. A high Vref yields a greater output voltage which is 
favorable in the design but the body diode conduction loss will 
increase resulting in high total switching loss in the circuit. 
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Fig. 13.   Relationship between TD and tbd Vs Vref 
 
Fig. 14.   Body Diode Conduction Time at Vref  of 0.29 V 
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TABLE VI.   SWITCHING LOSS MEASUREMENT ADOPTING PGD-S2 CONTROL SCHEME FOR D = 20 % 
Vref 
(V) 
Vo 
(V) 
ILo 
(A) 
TD 
(ns) 
tbd 
(ns) 
PCO D 
(mW) 
PBD 
(mW) 
Psw,S1 
(W) 
Psw,S2 
(W) 
Psw,Total 
(W) 
0.8  11.60  1.12  260  350  103.90  109.0  1.64  1.03  2.88 
0.6  11.23  1.25  170  220  115.65  77.0  1.96  1.42  3.34 
0.4  10.23  1.31  66  82.5  92.51  54.9  1.42  1.25  2.82 
0.35  10.41  1.48  40  48  81.15  48.8  1.61  1.20  2.94 
0.33  10.35  1.50  27  33  71.24  36.8  1.56  1.15  2.82 
0.3  10.24  1.52  15  24  68.27  24.6  1.16  1.10  2.35 
0.29  10.22  1.53  10  25  67.27  24.0  1.17  1.09  2.35 
0.285  10.11  1.54  4  24  62.43  23.5  1.15  1.10  2.33 
0.28  10.07  1.56  0  24  61.89  23.7  1.18  1.11  2.38 
0.27  10.02  1.58  0  27  60.25  23.2  1.20  1.15  2.43 
0.26  10.95  1.29  -7.5  28  59.57  28.5  1.28  1.90  3.26 
0.25  11.89  0.98  -11  32  66.93  30.7  1.32  2.35  3.76 
0.2  12.38  0.64  -34  46  71.68  33.1  1.56  3.10  4.76 
 
Figure 13 explains that the tbd increases linearly with TD 
starting from Vref at 0.27 V. The faster free-wheeling iLo flows 
into the body diodes during TD, the lower power loss in the 
converter  will  be.  For  instance,  at  Vref  =  0.29  V,  the  tbd  is 
measured 25 ns with - 0.75 V overshoot indicating the duration 
of on-state conduction of body diode as shown in Figure 14. 
Therefore, tbd has to be minimized and this can be realized by 
reducing  TD.    However,  due  to  the  fact  that  TD  cannot  be 
negative, the best applicable Vref is 0.28 V to achieve the lowest 
tbd. 
In Figure 15, the PCO D and PBD losses are minimum at Vref 
= 0.27 V. Here, when Vref is less than 0.27 V or greater than 0.3 
V, these losses will increase. It is also seen in the figure that the 
MOSFET’s conduction loss is slightly higher at Vref = 0.3 V 
due to the presence of TD = 15 ns. The role of the controller is 
to minimize the TD for the lowest possible PCO D by detecting it 
before S2 can be turned on. However, this is valid only if TD is 
positive. The tbd is slightly higher at Vref = 0.27 V compared to  
0.3 V because the high possibility of cross-conduction. 
The  next  study  looks  at  the  application  of  PGD  control 
scheme  to  the  Q4-switch  (PGD-Q4)  of  the  proposed  dual-
channel RGD circuit. The process in determining the SRBC 
switching  losses  is  similar  to  the  PGD-S2  implementation. 
Table VII gives the comparative assessments between PGD-Q4 
and PGD-S2 for Vref = 0.27 V and TD = 0 ns. 
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Fig. 15.   Relationship between PCO D and PBD Vs Vref 
TABLE VII.   COMPARISON OF PGD Q4 AND PGD-S2 FOR Vref = 0.27 V, D = 20 
% AND TD = 0 ns 
Parameters 
Analyzed  PGD Q4  PGD S2  %   
Vo (V)  10.20  10.02  1.76 
ILo (A)  1.56  1.58  1.27 
tbd (ns)  26  27  3.70 
PCO D (mW)  62.30  60.25  3.29 
PBD (mW)  23.65  23.20  1.90 
Psw,S1 (W)  1.25  1.20  4.00 
Psw,S2 (W)  1.18  1.15  2.54 
Psw,Total  (W)  2.52  2.43  3.57 
 
Table VII reveals the impact on utilizing the RGD network 
with PGD control block. The PCO D is seen slightly higher in 
PGD-Q4 scheme of 62.30 mW which gives a reduction in 3.29 
% compared to PGD-S2. Also, since the TD is assumed to be 
zero at Vref = 0.27 V, ideally, PBD can be minimized. However, 
this  will  slightly  increase  tbd  compared  to  Vref  at  0.3  V  and 
hence shoots up S1 switching loss. In spite of this drawback, the 
PGD controller is still able to control and adjust S2 gate signal 
and maintain PCO D and PBD losses at low levels. 
By  introducing a small interval  of 15 ns  TD as  given in 
Table VIII, the issue in signal overlapping can be avoided. In 
fact, the PGD controller can have a longer safe time margin to 
detect the TD before Vgs,S2 can be turned on. The application of 
non-zero TD may in turn give rise to higher PCO D and PBD. 
Remarkably, S1 switching loss is reduced compared to Vref at 
0.27  V  leading  to  lower  total  switching  loss  for  a  shorter 
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TABLE VIII.   COMPARISON OF FDR AND PGD-S2 AT Vref = 0.3 V FOR D = 20 % 
AND TD = 15 ns 
Parameters 
Analyzed  FDR  PGD S2  %   
Vo (V)  10.18  10.24  0.59 
ILo (A)  1.51  1.52  0.65 
tbd (ns)  24  24  - 
PCO D 
(mW)  68.30  68.27  0.04 
PBD (mW)  25.73  24.60  4.39 
Psw,S1 (W)  1.14  1.16  1.72 
Psw,S2 (W)  1.10  1.10  - 
Psw,Total  (W)  2.33  2.35  0.85 
 
In  addition,  the  use  of  the  proposed  dual-channel  RGD 
(FDR) circuit can also be considered as an independent gate 
drive control option to bias S1 and S2 gates. The total switching 
loss  in  FDR  is  only  0.85  %  lower  than  PGD-S2.  However, 
PWM  signals  have  to  be  generated  with  precise  control  to 
avoid  cross  conduction  even  though  it  is  known  for  its 
simplicity. From the evaluation, PGD-S2 is found to be the best 
option  for  the  gate  drive  control  mechanism.  Apparently  all 
simulation results have indicated positive remarks and brought 
to  successful  analyses  in  the  comparison  of  different  PGD 
driving techniques with the FDR scheme. 
C.  Efficiency Comparison 
The efficiency is measured based on the proposed SRBC 
circuit with fixed load and input values. The gate drive control 
schemes: AGD and PGD are applied to Q4 and S2 respectively 
in each case. It is observed in Figure 16 that the use of PGD 
control scheme gives a higher efficiency of more than 82 % at 
ILo of  1.5  A  compared  to  AGD  and  FDR.  In  addition,  the 
application of AGD-Q4 produces better efficiency compared to 
AGD-S2 by only 2 % because RGD helps control Vgs,Q4 turn-on 
for the generation of S2 pulses. This indicates the necessity of 
having  gate  drive  circuit  in  SRBC.  However,  PGD  control 
scheme  does  not  require  any  intermediate  RGD  circuit  to 
achieve high efficiency. The application of PGD-S2 can reduce 
the switching loss  effectively  as S2  gate  can intelligently  be 
adjusted and controlled with respect to the detection of TD in 
the circuit. 
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Fig. 16.   Efficiency of Gate Drive Control Schemes Vs ILo for DS1 = 20 %, 
DS2 = 75 % and TD = 15 ns on Proposed SRBC Circuit 
In FDR scheme, the driving pulses given to Q1-Q4 switches 
can be precisely controlled by independent PWM generators. It 
is  found  that  FDR  scheme  can  also  manage  to  cap  the 
efficiency  high  of  83  %  which  is  comparable  to  PGD-S2 
implementation.  Due  to  its  simplicity,  it  can  be  considered 
since the complemented signals generated at the gates of S1 and 
S2  are  easy  to  control  and  monitor  in  accordance  with  any 
design requirements. 
CONCLUSION 
As PGD scheme is concerned, the total switching loss has 
improved slightly by 1 % compared to the FDR scheme which 
indicates the feasibility of the design. However, PGD is not 
easy to be implemented. It has been proven in the work that 
FDR  can  manage  to  sustain  a  low  value  of  body  diode 
conduction time even though there is a risk in shoot-through 
current  due  to  its  simplicity  in  design.  The  AGD  and  PGD 
schemes are beneficial to improve the gate driving loss but the 
design  is  complex.  Comparatively,  FDR  scheme  is  easy  to 
apply  and  eventually  gives  better  advantages  in  converter’s 
performance.  Therefore,  the  stand-alone  FDR  control  or  a 
direct implementation of PGD-S2 scheme can be chosen as an 
easy alternative in the design of high frequency SRBC circuit. 
ACKNOWLEDGMENT 
The  authors  would  like  to  thank  Universiti  Teknologi 
PETRONAS, for providing financial support in publishing this 
work. 
REFERENCES 
[1]  D. Leggate, R. J. Kerkman, “Pulse-Based Dead-Time Compensator for 
PWM Voltage Inverters” in IEEE 21
st Int. Conf. Ind. Electron., Contr. 
and  Instr., USA, Vol. 1, pp. 474 - 481, 1995. 
[2]  K. Yamamoto, K. Shinohara, H. Ohga, “Effect of Parasitic Capacitance 
of Power Device on Output Voltage Deviation during Switching Dead-
Time in Voltage-Fed PWM Inverter” in Proc. Power Conv. Conf., Japan, 
Vol. 2, pp. 777 - 782, 1997. 
[3]  C.  Jung-Soo,  Y.  Ji-Yong,  L.  Seung-Won,  K.  Young-Seok  “A  Novel 
Dead Time Minimization Algorithm of the PWM Inverter” in IEEE 34
th 
Annu. Meet. Ind. App. Conf., Vol. 4, pp. 2188 - 2193, 1999. 
[4]  T. Y. Ahn, H. J. Kim, K. Harada, “Fixed Frequency, Fixed Duty Ratio 
Controlled Forward ZVS-MRC Using A Saturable Core” in IEEE of 24
th 
Annu. Power Electron. Spec. Conf., pp. 551-557, 1993. 
[5]  T.Y. Ahn, H.J. Kim, K. Harada, “Fixed Frequency Forward ZVS-MRC 
Using A Saturable Core” in 15
th Int. Telecom. Energy Conf.,  Vol. 1, pp. 
334-340, 1993. 
[6]  A.  Chapuis,  M.  Hill,  “Adaptive  Delay  Control  Circuit  for  Switched 
Mode Power Supply”, U. S. Patent 6958592 B2, 2005. 
[7]  S. Mappus, “Predictive Gate Drive Boost Synchronous DC/DC Power 
Converter Efficiency” App. Rep. Texas Instruments SLUA281, 2003. 
[8]  M. L. Chiang, L. C. Fu, "Adaptive Control of Switched Systems with 
Application to HVAC System” in IEEE Int. Conf. Contr. Applications,  
pp 367 - 372, 2007 
[9]  J.  S.  Brown,  “Method  and  Apparatus  for  Intelligently  Setting  Dead 
Time”, U. S. Patent: 7098640 B2, 2006. 
[10]  N. Z. Yahaya, K. M. Begam, M. Awan “Design and Simulation of an 
Effective  Gate  Drive  Scheme  for  Soft-Switched  Synchronous  Buck 
Converter” in IEEE 3rd Asia Int. Conf. Mod. & Sim., pp. 751 – 756, 
2009. 
 
 
E
f
f
i
c
i
e
n
c
y
 
(
%
)
 ETASR   Engineering, Technology & Applied Science Research  Vol. 1,  o. 4, 2011, 76 83  83  
 
www.etasr.com  Yahaya et al: Comparative Assessment of Gate Drive Control Schemes in High Frequency Converter 
 
AUTHORS PROFILE 
 
 or Zaihar Yahaya was born in Lumut, Malaysia. He went to the University 
of Missouri-Kansas City, USA to study electronics. He graduated with BSc in 
Electrical Engineering in 1996. After that he served 5 years in the industry in 
Malaysia.  In 2002, he was awarded his MSc in Microelectronics from the 
University  of  Newcastle  Upon  Tyne,  UK.  He  received  his  PhD  from  the 
Universiti Teknologi Petronas, Malaysia in 2011. His main teaching/research 
areas are the study of Power Electronics Switching Converters and Analog 
Power Devices.      
 
K.  M.  Begam graduated  in Physics from  the Madras  University,  India in 
1982. After graduation, she joined the post-graduate course in Physics with 
Electronics  specialization  and  received  her  Masters  Degree  from  the 
Bharathidasan University, India in 1984. Then she was working in various 
capacities  at  the  P.S.N.A.  College  of  Engg.  &  Tech.,  affiliated  to  Anna 
University for 17 years. She came to Malaysia in the year 2000 and obtained 
her Doctorate from the Multimedia University for her work on Solid State 
Devices.  Currently,  she  is  attached  with  the  University  Teknologi 
PETRONAS as an Associate Professor in the Department of Electrical and 
Electronic  Engr.  Her  research  interest  is  in  Lithium-ion  batteries,  hybrid 
power sources, Solid state devices, and Semiconductor sensors.    
 
M. Awan received the B App Sc from USM, Penang, Malaysia, in 1980, the 
MSc (E) from University of New Brunswick, Fredericton. Canada, 1984, and 
the Ph.D from University of Southampton, England, 1991. He had worked as 
test engineer at Intel technology, Penang, prior to the post graduate study. He 
is  an  Associate  Professor  at  the  department  of  Electrical  and  Electronic 
Engineering, USM, until 2003. Currently, he is an Associate Professor at the 
Electrical  and  Electronic  Engineering,  Universiti  Teknologi  PETRONAS, 
Malaysia. He research interests include the design and implementation and 
verification of low power analog RF circuits and digital ICs.  
 